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1. Overview 
The goal of this board is to realize an interface between the CREAM primary computer unit and the High 
Voltage generator units ( 2 x 50 units ) located near the PMT matrix. 
The CREAM experiment need two boards because the High Voltage generator units are located into 2 
places on opposite side of the PMT matrix ( one meter spaced ). 
 
The High voltage generators are voltage controlled generator and needs, for each of them: 
 A validation bit, logical information where logical ‘0’ is inhibition and logical ‘1’ is validation 
 An analog voltage which determine the output voltage value.  
The link with the primary computer unit is done by a serial link described below. 
 
This board is also useful like interfaces between the housekeeping board and the high voltage modules : 
 The high voltage modules are powered through the board from the CHERCAM power supply to the 
high voltage modules. 
 Th high voltage housekeeping information go through the board from the high voltage modules to the 
housekeeping board 
2. High voltage generators characteristics 
Here is a summary characteristics of the high voltage generator, for more information see the High Voltage 
generators data sheet. 
o Logical module characteristics 
The input impedance is equal to 1 MΩ. 
The absolute maximum input voltage is equal to +/- 20V. 
A logical low level is defined by a voltage which is less than 1,9V and a logical high level by a voltage 
greater then 2,2V. 
o Analog module characteristics 
The input impedance is equal to 100 KΩ. 
The output voltage relation is five volts in command generate 1000V in output with an output absolute 
maximum value of 1200 V. 
3. In command serial link description 
The command is sending by the primary computer unit by a serial link. This link uses an RS422 electrical 
standard and the validate command are described below. 
Validate commands can arrive anytime on the two modules. 
o CHERCAM high voltage High level protocol 
The typical command frame seen by the high voltage module is defined as below: 
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There will be 100 high voltage modules ( 50 for each board ); each of them will have an individual 
device address. Each module manage a cluster of 16 PM. 
 High Voltage level setting command 
This command is used for setting the high voltage level of each high voltage module. 
 
Device Address = (from 0x01 to 0x64) 
DATA3 = 0xAA 
DATA2 = DAC_value MSB 
DATA1 = DAC_value LSB 
DATA0 = unused 
 High Voltage disable/enable setting command 
This command is used to enable/disable the high voltage output of each high voltage module. 
 
Device Address = (from 0x01 to 0x64) 
DATA3 = (0x0A for enable, 0x05 for disable) 
DATA2 = unused 
DATA1 = unused 
DATA0 = unused 
o Serial link timing 
The timings are shown below, the data is sampled on the rising edge of the clock. 
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The RESET signal ( not shown in the previous timing diagrams ) is a low level active signal. 
4. DAC Board design 
The board design is a FPGA based design. This solution has been adopted instead of basic logic component 
because the second solution need a lot of component, in particular for the generation of the VALIDx 
information, and the printed board has a surface constraint 
 
All the software command are acknowledged by the FPGA which : 
 generate all the signal command to the other board components ( DAC components, Operational 
amplifier ) 
 put in a correct format the data from the computer unit to the DAC component 
 memorize the VALID bit state for each HT generator 
 check if the command data must be interpreted ( in case of one channel link command the two 
DAC_BOARD and if this option is active by a correct mount of some on board resistor )  
 
The design can be divided into 5 subsystems : 




 Amplifier and line level adapter & driver 
o Board synoptic 
The Annex 1 shown a board synoptic where all the sub systems can be seen. 
o input / output connector and level translator 
All the information ( data, power, command … ) must be connected easily to the board to facilitate the 
board maintenance. It is the reason that all the input/Output is connected to the board with connectors. 
 input power connector 
The DAC_BOARD is supplied by the +12v delivered by a dedicated power source through a 
screwed connector (connector type PCB connector with screw clamp connection ). 
This power source was specially developed to supply all the subsystems of the CHERCAM 
detector. 
The DAC_BOARD has 2 input power connector which has the same pinout. This one is given in 
the following figure. 
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SIGNAL NAME PIN 
PMT supply power line -3V3 1 
PMT supply power line +28V 2 
Ground Gnd 3 
DAC board power line +12V 4 
Ground Gnd 5 
Ground Gnd 6 
 
Figure 1 : Power connector pin assignment 
 input serial link connector 
The signals which come from the computer unit are connected to the DAC_BOARD through a 
HE10-14 connector type. 
The level signals are compatible with the RS422 specification. 
 
SIGNAL NAME PIN (+) PIN (-) 
Address Enable nADDREN 1 2 
Data Enable nDATAEN 3 4 
Data DATA 5 6 
Clock CLOCK 7 8 
Reset nRESET 9 10 
Spare - NC  11 12 
Ground GROUND 13 14 
 
Figure 2 : Serial link connector pin assignment 
 output connector to the HT module 
The signals generated to or coming from the PMT power module are connected to the 
DAC_BOARD through a SUBD-25 connector type.  




Figure 3 : Output connector to the HT module pin assignment ( picture ) 
                                                     
1
 “PINOUT DES MODULES HAUTE TENSION PAR 5” Ludovic ERAUD, Electronic team, LPSC, Grenoble   
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SIGNAL NAME PIN 
Output validation for the channel 5 Enable E 1 
Voltage setting for the channel 5 Vset E 2 
Ground Gnd 3 
Output validation for the channel 3 Enable C 4 
Voltage setting for the channel 3 Vset C 5 
Ground Gnd 6 
Output validation for the channel 1 Enable A 7 
Voltage setting for the channel 1 Vset A 8 
Ground Gnd 9 
Voltage return for the channel 5 Monitoring E 10 
Ground Gnd 11 
Voltage return for the channel 2 Monitoring B 12 
Voltage return for the channel 1 Monitoring A 13 
Ground Gnd 14 
Output validation for the channel 4 Enable D 15 
Voltage setting for the channel 4 Vset D 16 
Ground Gnd 17 
Output validation for the channel 2 Enable B 18 
Voltage setting for the channel 2 Vset B 19 
Ground Gnd 20 
Power +28V 21 
Power -3V3 22 
Voltage return for the channel 4 Monitoring D 23 
Voltage return for the channel 3 Monitoring C 24 
Ground Gnd 25 
 
Figure 4 : Output connector to the HT module pin assignment ( text ) 
 output connector to the HOUSEKEEPING board 
the link between the DAC_BOARD and the HOUSEKEEPING board is done with 2 ribbon 
cables.  
There are connected to the boards through a HE10-50 vertical connector type. 
The connector pinout is done in the following figure where i represents the connector number ( i 
is included in the range 0 to 1). 
 
SIGNAL NAME PIN PIN NAME SIGNAL 
Voltage return from the PMT HT power  0 + i Mon<0+i> 1 2 Gnd Ground 
Voltage return from the PMT HT power  2 + i Mon<2+i> 3 4 Gnd Ground 
Voltage return from the PMT HT power  4 + i Mon<4+i> 5 6 Gnd Ground 
Voltage return from the PMT HT power  6 + i Mon<6+i> 7 8 Gnd Ground 
Voltage return from the PMT HT power  8 + i Mon<8+i> 9 10 Gnd Ground 
Voltage return from the PMT HT power  10 + i Mon<10+i> 11 12 Gnd Ground 
Voltage return from the PMT HT power  12 + i Mon<12+i> 13 14 Gnd Ground 
Voltage return from the PMT HT power  14 + i Mon<14+i> 15 16 Gnd Ground 
Voltage return from the PMT HT power  16 + i Mon<16+i> 17 18 Gnd Ground 
Voltage return from the PMT HT power  18 + i Mon<18+i> 19 20 Gnd Ground 
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SIGNAL NAME PIN PIN NAME SIGNAL 
Voltage return from the PMT HT power  20 + i Mon<20+i> 21 22 Gnd Ground 
Voltage return from the PMT HT power  22 + i Mon<22+i> 23 24 Gnd Ground 
Voltage return from the PMT HT power  24 + i Mon<24+i> 25 26 Gnd Ground 
Voltage return from the PMT HT power  26 + i Mon<26+i> 27 28 Gnd Ground 
Voltage return from the PMT HT power  28 + i Mon<28+i> 29 30 Gnd Ground 
Voltage return from the PMT HT power  30 + i Mon<30+i> 31 32 Gnd Ground 
Voltage return from the PMT HT power  32 + i Mon<32+i> 33 34 Gnd Ground 
Voltage return from the PMT HT power  34 + i Mon<34+i> 35 36 Gnd Ground 
Voltage return from the PMT HT power  36 + i Mon<36+i> 37 38 Gnd Ground 
Voltage return from the PMT HT power  38 + i Mon<38+i> 39 40 Gnd Ground 
Voltage return from the PMT HT power  40 + i Mon<40+i> 41 42 Gnd Ground 
Voltage return from the PMT HT power  42 + i Mon<42+i> 43 44 Gnd Ground 
Voltage return from the PMT HT power  44 + i Mon<44+i> 45 46 Gnd Ground 
Voltage return from the PMT HT power  46 + i Mon<46+i> 47 48 Gnd Ground 
Voltage return from the PMT HT power  48 + i Mon<48+i> 49 50 Gnd Ground 
 
Figure 5 : output connector to the HOUSEKEEPING board ( pinout ) 
o Power 
The POWER subsystems generate all the necessary voltage used on the DAC_BOARD : 
- 3V3 :  used by the FPGA component, the DACs components and the interface components 
- 2V5 :  used by the FPGA component 
- 9V :  used by the voltage comparators ( generation of the validation signal for the HT power 
module, the operational amplifiers ( voltage setting for the HT power module ) 
 
The 3V3 and 2V5 are generated by 2 “SYNCHRONOUS STEP-DOWN CONVERTER »  ( one per 
output voltage ). 
The 9V is generate by a linear regulator from the DAC_BOARD input power ( 12V ). 
The others power line ( 28V and –3V3 ) are not used on the board and only send to the HT power 
module. 
The following figure shown the consumption of each component and the consumption on each voltage 
 
3,3V 2V5 9V 






typ max typ max typ max typ max typ max typ max 
APA300BG456-IND 1 31,14 31,14 31,14 31,14 8,57 8,57 8,57 8,57     
AM26LV32 2 9,00 15,00 18,00 30,00         
Ref. tension : REF3020 7 0,06 0,06 0,41 0,41         
AD5328 7 0,70 1,50 4,90 10,50         
Pont AOP + FANOUT 50         0,39 0,39 19,50 19,50 
AOP : TS934 13         0,08 0,12 1,04 1,61 
Pont comp + FANOUT 13         0,10 0,10 1,30 1,30 
Comparator TLC3704 13         0,05 0,10 0,65 1,30 
              
Total    54,45 72,05   8,57 8,57   22,49 23,71 
 
Figure 6 : components power supply 
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The power of the board can be expressed as being the sum of the power absorptive by the linear 
regulator and that absorptive by the step-down dc-dc converters. 
This power is equal to : 
 Board_power = linear_regulateur_power + step-down regulator 
  = 12 x I linear_reg + ( I3V3 x 3,3 + I2V5 x 2,5 ) x (1 / Efficiency_step-down_reg ) 
  = 12 x 23,71 + ( 72,05 x 3,3 + 8,57 x 2,5 ) x ( 1 / 0,9 ) in mW 
  =  284,52 + ( 237,765 + 21,75 ) x 1,11 
  =  284,52 + 288,06 
 Board_power =  572,58 mW ( max ) 
 
 with Efficiency_step-down_regulator equal to 90 % 
o DACs 
A followed paragraph ( paragraph 6 ) explains how the Digital to Analog Converter works. 
The goal of this subsystem is to convert digital data ( 12 bits ) into analog signal in range 0 to 2,048 V. 
The analog signal range is given by an external reference to the DAC chip ( a SOT23-3 
CMOS VOLTAGE REFERENCE chip ). 
The DACs output is set to 0 after a power on ( DAC chip characteristics ). 
o Amplifier and line level adapter & driver 
The goal of this subsystem is to convert : 
 The HT valid signal coming from the FPGA to 0-9v valid signal to the HT module. 
This function is assumed by a comparator type component which have a comparison 
threshold set to 1/10 of his supply voltage.  
The threshold is make with 10K/100K network resistor. 
 
 The voltage setting coming from the DACs component to 0-6v analog signal to the HT 
module. 
This function is assumed by an operational amplifier used in a non inverter amplifier, 
supplied by a 9v power supply and which have a gain of 3 set by a 10K/20K network 
resistor. 
 











10 KΩ 100 KΩ














Figure 7 : Amplifier and line level adapter functional block diagram 
o FPGA 
The FPGA is the functional core of the DAC_BOARD.  
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It translate the stream from the CREAM primary computer to the HT modules in accordance with the 
characteristics ones of the serial input and components present on the board 
To minimize the board dynamic consumption power, there are no clock generator on the board and 
the FPGA use the serial link input clock to set the parameter. 
The FPGA pinout is given in Annex 3 : FPGA Pin report ( list per name )and in Annex 4 : FPGA Pin 
report ( list per pin ). 
The  shows the signal generation from the FPGA to the DAC chip. 
o FGPA programmation connector 
The connector pin out and the connection between this one and the FPGA are given in the Figure 8.  
All the interconnection are not necessary due of the FPGA type.  
So the resistor R1 and R2 are not necessary because the FPGA are always supplied by the onboard 
DC/DC converter which generates all the voltage necessary for a good work of the board3. 
The capacitor ( 4,7 µF and 0,1 µF ) are also not necessary because there is only one FPGA to be 
programmed on the board3. 
The signal RCK is not connected from the connector to the FPGA and as the FPGA pin has an internal 
pull up this pin is left floating2. 
 
 
Figure 8: ProASIC PLUS ISP Board Layout and Programming Connector Top View3 
5. Setting 
The DAC_BOARD is made like a generic board capable to manage either the first 50 HT module or the last 
50 one. 
                                                     
2
 ProASICPLUS Flash Family FPGAs, November 2004 
3
 ACTEL : In-System Programming ProASICPLUS Devices ( Application Note June 2004 ) 
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Several functioning mode are available for the board.  
Each of them represents a functioning mode can simplified either the hardware interconnection or the 
software. 
2 indicators set 3 functioning mode and they set with a network resistor like the following figure ( the setting 
















the first indicator, nMODE, set the DAC_BOARD to manage 50 HT module without test about the HT module 
number, this one is made by software. 
When the nMODE bit is set to 0, the other indicator have no signification, it have one only if the nMODE bit is 
set to 1. 
 
The second indicator, nFIRST, set the DAC_BOARD to manage either the first 50 HT module ( nFIRST = 0 ) 
or the last 50 one ( nFIRST = 1 ). 
 
The following table resume the functioning mode. 
if NMODE = 0 then 0 < @ < 50 
Board Bottom View
 
if NMODE = 1 then 0 < @ < 100   
 




nFIRST = 1 => 51 < @ < 100  
Board Bottom View
 
Figure 9 : DAC_BOARD functioning set mode 
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6. The Digital to Analog Converter : AD5328 ( Analog Devices ) 
o General description 
The AD5328 are octal 12-bit buffered voltage output DACs in a 16-lead TSSOP.  
They operate from a single 2.5 V to 5.5 V supply, consuming 0.7 mA typ at 3 V.  
Their on-chip output amplifiers allow the outputs to swing rail-to-rail with a slew rate of 0.7 V/µs.  
The AD5328 use a versatile 3-wire serial interface that operates at clock rates up to 30 MHz and is 
compatible with standard SPI, QSPI, MICROWIRE, and DSP interface standards.  
The references for the eight DACs are derived from two reference 
o Functional Block Diagram 
 
 
o Pin configuration and outline dimensions 
               
 
o Pin function descriptions 
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Pin No. Mnemonic Function 
1 LDAC This active low-control input transfers the contents of the input registers to their respective 
DAC registers.  
Pulsing this pin low allows any or all DAC registers to be updated if the input registers have 
new data. 
This allows simultaneous update of all DAC outputs. Alternatively, this pin can be tied 
permanently low. 
2 SYNC Active Low-Control Input.  
This is the frame synchronization signal for the input data. When SYNC goes 
low, it powers on the SCLK and DIN buffers and enables the input shift register. Data is 
transferred in on the falling edges of the following 16 clocks.  
If SYNC is taken high before the 16th falling edge, the rising edge of SYNC acts as an 
interrupt and the write sequence is ignored by the device. 
3 VDD Power Supply Input.  
These parts can be operated from 2.5 V to 5.5 V, and the supply should be decoupled with a 
10 µF capacitor in parallel with a 0.1 µF capacitor to GND. 
4 VOUTA Buffered Analog Output Voltage from DAC A. The output amplifier has rail-to-rail operation. 
5 VOUTB Buffered Analog Output Voltage from DAC B. The output amplifier has rail-to-rail operation. 
6 VOUTC Buffered Analog Output Voltage from DAC C. The output amplifier has rail-to-rail operation. 
7 VOUTD Buffered Analog Output Voltage from DAC D. The output amplifier has rail-to-rail operation. 
8 VREFABCD Reference Input Pin for DACs A, B, C, and D.  
It may be configured as a buffered, unbuffered, or VDD input to the four DACs, depending on 
the state of the BUF and VDD control bits. It has an input range 
from 0.25 V to VDD in unbuffered mode and from 1 V to VDD in buffered mode. 
9 VREFEFGH Reference Input Pin for DACs E, F, G, and H.   
It may be configured as a buffered, unbuffered, or VDD input to the four DACs, depending on 
the state of the BUF and VDD control bits. It has an input range 
from 0.25 V to VDD in unbuffered mode and from 1 V to VDD in buffered mode. 
10 VOUTE Buffered Analog Output Voltage from DAC E. The output amplifier has rail-to-rail operation. 
11 VOUTF Buffered Analog Output Voltage from DAC F. The output amplifier has rail-to-rail operation. 
12 VOUTG Buffered Analog Output Voltage from DAC G. The output amplifier has rail-to-rail operation. 
13 VOUTH Buffered Analog Output Voltage from DAC H. The output amplifier has rail-to-rail operation. 
14 GND Ground Reference Point for All Circuitry on the Part. 
15 DIN Serial Data Input.  
This device has a 16-bit shift register. Data is clocked into the register on the falling edge of 
the serial clock input.  
The DIN input buffer is powered down after each write cycle. 
16 SCLK Serial Clock Input.  
Data is clocked into the input shift register on the falling edge of the serial clock input. Data 
can be transferred at rates up to 30 MHz.  
The SCLK input buffer is powered down after each write cycle. 
o Power on reset 
The AD5308/AD5318/AD5328 are provided with a power-on reset function so that they power up in a 
defined state. The power-on state is 
• Normal operation 
• Reference inputs unbuffered 
• 0 V to VREF output range 
• Output voltage set to 0 V 
• LDAC bits set to LDAC high 
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Both input and DAC registers are filled with zeros and remain so until a valid write sequence is made 
to the device. This is particularly useful in applications where it is important to know the state of the 
DAC outputs while the device is powering up. 
o Input Shift Register 
The input shift register is 16 bits wide. Data is loaded into the device as a 16-bit word under the control 
of a serial clock input, SCLK. The timing diagram for this operation is shown in Figure 11. 
The SYNC input is a level-triggered input that acts as a frame synchronization signal and chip enable. 
Data can be transferred into the device only while SYNC is low.  
To start the serial data transfer, SYNC should be taken low, observing the minimum SYNC to SCLK 
falling edge setup time, t4.  
After SYNC goes low, serial data will be shifted into the device’s input shift register on the falling 
edges of SCLK for 16 clock pulses. 
To end the transfer, SYNC must be taken high after the falling edge of the 16th SCLK pulse, observing 
the minimum SCLK falling edge to SYNC rising edge time, t7. 
After the end of serial data transfer, data will automatically be transferred from the input shift register 
to the input register of the selected DAC.  
If SYNC is taken high before the 16th falling edge of SCLK, the data transfer will be aborted and the 
DAC input registers will not be updated. 
Data is loaded MSB first (Bit 15). The first bit determines whether it is a DAC write or a control 
function. 
o DAC Write 
Here, the 16-bit word consists of one control bit and three address bits followed by 12 bits of DAC 
data.  
In the case of a DAC write, the MSB will be a 0. The next three address bits determine whether the 
data is for DAC A, DAC B, DAC C, DAC D, DAC E, DAC F, DAC G, or DAC H.  
The AD5328 uses all 12 bits of DAC data. The data format is straight binary, with all 0s corresponding 
to 0 V output and all 1s corresponding to full-scale output. 
 
 
Figure 10 : AD5328 input shift register contents 
o Timing characteristics 
Parameter A, B Version Limit at TMIN, TMAX Unit Conditions/Comments 
t1 33 ns min SCLK Cycle Time 
t2 13 ns min SCLK High Time 
t3 13 ns min SCLK Low Time 
t4 13 ns min SYNC to SCLK Falling Edge Setup Time 
t5 5 ns min Data Setup Time 
t6 4.5 ns min Data Hold Time 
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Parameter A, B Version Limit at TMIN, TMAX Unit Conditions/Comments 
t7 0 ns min SCLK Falling Edge to SYNC Rising Edge 
t8 50 ns min Minimum SYNC High Time 
t9 20 ns min LDAC Pulse width 
t10 20 ns min SCLK Falling Edge to LDAC Rising Edge 
t11 0 ns min SCLK Falling Edge to LDAC Falling Edge 
 
NOTES 
 Guaranteed by design and characterization; not production tested. 
 All input signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level 
of (VIL + VIH)/2. 
 
 
Figure 11 : Serial interface timing diagram 
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Annex 1 : Board synoptic 
RS422 - LVTTL
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Annex 2 : HT module numeration for command and for housekeeping 
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Figure 12 : HT module numeration for command  
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1 6 11 16 21 26 31 36 41 46
2 7 12 17 22 27 32 37 42 47
3 8 13 18 23 28 33 38 43 48
4 9 14 19 24 29 34 39 44 49
5 10 15 20 25 30 35 40 45 50
55 60 65 70 75 80 85 90 95 100
54 59 64 69 74 79 84 89 94 99
53 58 63 68 73 78 83 88 93 98
52 57 62 67 72 77 82 87 92 97
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Figure 13 : HT module numeration for housekeeping
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Annex 3 : FPGA Pin report ( list per name ) 
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Annex 4 : FPGA Pin report ( list per pin ) 
 





Design Name: cdac  
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Annex 5 : FPGA signal generation 
 





A7 A6 A5 A4 A3 A2 A1 A0 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
address_send = address
IDDLE  address_valid = ok
VERIF  test if adress_valid
COMMAND  count_seq = 0
COMMAND  count_seq = 1
COMMAND  count_seq = 2
COMMAND  count_seq = 3
COMMAND  count_seq = 4







DAC_DAT5  count_seq = 0
DAC_DAT5  count_seq = 1
DAC_DAT5  count_seq = 2
DAC_DAT5  count_seq = 3
DAC_DAT5  count_seq = 4
DAC_DAT5  count_seq = 5
DAC_DAT5  count_seq = 6
DAC_DAT5  count_seq = 7
DAC_DAT5  count_seq = 8
DAC_DAT5  count_seq = 9
DAC_DAT5  count_seq = 10






reg_data(0) 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1






DATA A2 A1 A0CD
SYNC
DAC
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Annex 6 : FPGA Power consumption 
 
Calculating Typical Power Dissipation 
ProASICPLUS device power is calculated with both a static and an active component. The active component 
is a function of both the number of tiles utilized and the system speed.  
Power dissipation can be calculated using the following formula: 
 
Total Power Consumption—Ptotal 
Ptotal = Pdc + Pac 
where: 
 Pdc = 11 mW for the APA300 
   Pdc includes the static components of PVDDP + PVDD + PAVDD 
 Pac  = Pclock + Pstorage + Plogic + Poutputs + Pinputs + Ppll + Pmemory 
 
Global Clock Contribution—Pclock 
Pclock, the clock component of power dissipation, is given by the piece-wise model: 
for R < 15000 the model is: (P1 + (P2*R) – (P7*R2)) * Fs (lightly-loaded clock trees) 
for R > 15000 the model is: (P10 + P11*R) * Fs (heavily-loaded clock trees) 
where: 
 P1  = 100 µW/MHz is the basic power consumption of the clock tree per MHz of the clock 
 P2  = 1.3 µW/MHz is the incremental power consumption of the clock tree per storage tile – also per 
MHz of the clock 
 P7  = 0.00003 µW/MHz is a correction factor for partially-loaded clock trees 
 P10  = 6850 µW/MHz is the basic power consumption of the clock tree per MHz of the clock 
 P11  = 0.4 µW/MHz is the incremental power consumption of the clock tree per storage tile – also per 
MHz of the clock 
 R  = the number of storage tiles clocked by this clock 
 Fs  = the clock frequency 
 
Storage-Tile Contribution—Pstorage 
Pstorage, the storage-tile (Register) component of AC power dissipation, is given by 
Pstorage = P5 * ms * Fs 
where: 
 P5  = 1.1 µW/MHz is the average power consumption of a storage tile per MHz of its output toggling 
rate. The maximum output toggling rate is Fs/2. 
 Ms  = the number of storage tiles (Register) switching during each Fs cycle 
 Fs  = the clock frequency 
 
Logic-Tile Contribution—Plogic 
Plogic, the logic-tile component of AC power dissipation, is given by 
Plogic = P3 * mc * Fs 
where: 
 P3  =  1.4 µW/MHz is the average power consumption of a logic tile per MHz of its output toggling 
rate. The maximum output toggling rate is Fs/2. 
 Mc  =  the number of logic tiles switching during each Fs cycle 
 Fs  = the clock frequency 
 
I/O Output Buffer Contribution—Poutputs 
Poutputs, the I/O component of AC power dissipation, is given by 
Poutputs = (P4 + (Cload * VDDP2)) * p * Fp 
where: 
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 P4  =  326 µW/MHz is the intrinsic power consumption of an output pad normalized per MHz of the 
output frequency. This is the total I/O current VDDP. 
 Cload = the output load 
 p  =  the number of outputs 
 Fp =  the average output frequency 
 
I/O Input Buffer’s Buffer Contribution—Pinputs 
The input’s component of AC power dissipation is given by 
Pinputs = P8 * q * Fq 
where: 
 P8  =  29 µW/MHz is the intrinsic power consumption of an input pad normalized per MHz of the 
input frequency. 
 Q  =  the number of inputs 
 Fq  =  the average input frequency 
 
PLL Contribution—Ppll 
Ppll = P9 * Npll 
where: 
 P9 =  7.5 mW. This value has been estimated at maximum PLL clock frequency. 
 NPll  = number of PLLs used 
 
RAM Contribution—Pmemory 
Finally, Pmemory, the memory component of AC power consumption, is given by 
Pmemory = P6 * Nmemory * Fmemory * Ememory 
where: 
 P6  =  175 µW/MHz is the average power consumption of a memory block per MHz of the clock 
 Nmemory  = the number of RAM/FIFO blocks (1 block = 256 words * 9 bits) 
 Fmemory  =  the clock frequency of the memory 
 Ememory  =  the average number of active blocks divided by the total number of blocks (N) of the 
memory. 
•  Typical values for Ememory would be 1/4 for a 1k x 8,9,16, 32 memory and 1/16 
for a 4kx8, 9, 16, and 32 memory configuration 
•  In addition, an application-dependent component to Ememory can be considered. 
For example, for a 1kx8 memory configuration using only 1 cycle out of 2, 
Ememory = 1/4*1/2 = 1/8 
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if NMODE = 0 then 0 < @ < 50
if NMODE = 1 then 0 < @ < 100 
   with nFIRST = 0 => 0 < @ < 50
           nFIRST = 1 => 51 < @ < 100 ( default value ) 
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2 DANS CHAQUECOIN
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Annex 8 : Board picture 
 
 
High voltage command board ( CREAM Experiment ) version 3 
 
Page 40/51, DAQ Team, Laboratoire de Physique Subatomique et de Cosmologie, Grenoble, FRANCE 
 




High voltage command board ( CREAM Experiment ) version 3 
 
Page 41/51, DAQ Team, Laboratoire de Physique Subatomique et de Cosmologie, Grenoble, FRANCE 
 
 






High voltage command board ( CREAM Experiment ) version 3 
 
Page 42/51, DAQ Team, Laboratoire de Physique Subatomique et de Cosmologie, Grenoble, FRANCE 
Annex 11 : High voltage command board connector designation 
 
HT channel 31-35 ( 81-85)
HT channel 36-40 ( 86-90)
HT channel 41-45 ( 91-95)
HT channel 46-50 ( 96-100)
HT channel 26-30 ( 76-80)
HT channel 21-25 ( 71-75)
HT channel 16-20 ( 66-70)
HT channel 11-15 ( 61-65)
HT channel 6-10 ( 56-60)
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--  Design Units : CREAM HT control board, CREAM experiment 
-- 
--  File name    : cdac.vhd 
-- 
--  Purpose      : This module describe the FPGA who make the interface 
--                 between the CREAM computer Unit and the Photo  
--                 Multiplicator high voltage units. This FPGA generate : 
--                   * a serial stream to the DAC components ( 7 ) with  
--                     there all control signal ( Chip select and load  
--                     signals ) 
--                   * a logical validation signal for each High voltage  
--                     Units ( 50 ) 
--                  
--  Notes        : Synthesize with Synplify lite for Actel 7.7.1B 
--                 Placed with Designer software 6.1.1 
--                 Libero ide v6.1 SP1 
--                 Simulated with Modelsim Actel 5.8d 
-- 
--  Limitations  : 
-- 
--  Errors       : 
-- 
--  Library      : 
-- 
--  Dependencies : 
-- 
--  Author       : Olivier TRAORE, Joel BOUVIER 
--                 Laboratoire de physique Subatomique et de cosmologie 
--                 53 Avenue des Martyrs 




-- Revision List 
-- Version  Author  Date      Change 
-- 0.0    O. TRAORE 25/07/05  Initial version 
--  1        JB     25/10/06  add Test point Output 
--  2        JB     26/11/06  add a table for the rerouting of the channel   
--                              internal address to meet for an easier  










entity cdac is  
  port( 
    LCLK      : in  std_logic; 
    CLOCK_IN  : in  std_logic; 
    CLOCK_OUT : out std_logic; 
 
------------------------------------------------- 
-- INPUT SIGNAL FROM RS422 TO LVTTL TRANSLATOR 
-- Interface with the Computer Unit 
-- 
--  nMODE = 0 => 0 < @ < 50, nMODE = 1 => 0 < @ < 100 
--  nFIRST active if nMODE = 1 
--  nFIRST = 0 => 0 < @ < 50 
--  nFIRST = 1 => 51 < @ < 100 
-------------------------------------------------    
 
    nRESET    : in  std_logic; 
    CLOCK     : in  std_logic; 
    DATA      : in  std_logic; 
    ADDREN    : in  std_logic; 
    DATAEN    : in  std_logic; 
    nMODE     : in  std_logic; 
    nFIRST    : in  std_logic; 
 
-- OUTPUT SIGNAL FROM ACTEL CPLD TO DAC COMPONENT 
-------------------------------------------------           
 
    dac_ck    : out std_logic_vector(6 downto 0); 
    NCS       : out std_logic_vector(6 downto 0); 
    DATA_OUT  : out std_logic_vector(6 downto 0); 
     
-- OUTPUT SIGNAL FROM ACTEL CPLD FOR VALIDATION  
        
   VALID      : out std_logic_vector(49 downto 0); 
    
-- Test points 
 
   test       : out std_logic_vector( 9 downto 1) ); 
end cdac; 
 
architecture RTL of cdac is 
 
-- ADDRESS – COMMAND – COUNTER – REGISTER 
 
signal address_send      : std_logic_vector(7 downto 0); 
 
signal address_shifter   : std_logic_vector(7 downto 0); 
signal CS1               : std_logic_vector(6 downto 0); 
signal address_valid     : std_logic; 
 
-- COMPARATORS OUTPUT SIGNAL “ 0XAA – 0X0A – 0X05 “  
 
signal COMP_ENABLE     : std_logic; 
signal COMP_DISABLE    : std_logic; 
 
-- DAC MODULE OUTPUTS GENERATION  
 
type DEF_STATE is (IDDLE, COMMAND, VERIF, CMD_ACK, DAC_VAL0, DAC_VAL1, 
                   DAC_INH0, DAC_INH1, DAC_DAT0, DAC_DAT1, DAC_DAT2, 
                   DAC_DAT3, DAC_DAT4, DAC_DAT5, DAC_DAT6,FINISH); 
signal STATE       : DEF_STATE; 
signal reg_data    : std_logic_vector(7 downto 0); 
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signal ENABLE_SYNC : std_logic; 
signal count_seq   : std_logic_vector(3 downto 0);  
signal DATA_INT    : std_logic; 
 
-- VALIDATION COMMAND LINES FROM 0 TO 49 
 




CLOCK_OUT <= CLOCK_IN ; 
dac_ck    <= CLOCK_IN & CLOCK_IN & CLOCK_IN & CLOCK_IN  
           & CLOCK_IN & CLOCK_IN & CLOCK_IN ; 
 
-- ADDRESS REGISTER PROCESS 
 
ADDRESS_PROCESS : process(nRESET,CLOCK) 
begin  
  if nRESET =’0’ then                      -- Low level active RESET 
    address_send <= (others=>’0’); 
  elsif rising_edge(CLOCK) then   
    if ADDREN = ‘0’ then           
       address_send(7 downto 0) <= address_send(6 downto 0) & DATA ; 
    end if ;                               
  end if ; 
end process ADDRESS_PROCESS ;  
 
-- ASSERT CHIP SELECT WITH ADDRESS VALUE 
 
process ( nRESET, CLOCK ) 
begin 
  if nRESET =’0’ then 
    CS1               <= ( others => ‘1’); 
    address_valid     <= ‘0’; 
    address_shifter   <= ( others => ‘1’); 
  elsif rising_edge(CLOCK) then 
   
    case address_send is 
      when x”01”  => address_shifter <= conv_std_logic_vector(45,8); -- 1 
      when x”02”  => address_shifter <= conv_std_logic_vector(46,8); -- 2 
      when x”03”  => address_shifter <= conv_std_logic_vector(47,8); -- 3 
      when x”04”  => address_shifter <= conv_std_logic_vector(48,8); -- 4 
      when x”05”  => address_shifter <= conv_std_logic_vector(49,8); -- 5 
      when x”06”  => address_shifter <= conv_std_logic_vector(40,8); -- 6 
      when x”07”  => address_shifter <= conv_std_logic_vector(41,8); -- 7 
      when x”08”  => address_shifter <= conv_std_logic_vector(42,8); -- 8 
      when x”09”  => address_shifter <= conv_std_logic_vector(43,8); -- 9 
      when x”0A”  => address_shifter <= conv_std_logic_vector(44,8); -- 10 
      when x”0B”  => address_shifter <= conv_std_logic_vector(35,8); -- 11 
      when x”0C”  => address_shifter <= conv_std_logic_vector(36,8); -- 12 
      when x”0D”  => address_shifter <= conv_std_logic_vector(37,8); -- 13 
      when x”0E”  => address_shifter <= conv_std_logic_vector(38,8); -- 14 
      when x”0F”  => address_shifter <= conv_std_logic_vector(39,8); -- 15 
      when x”10”  => address_shifter <= conv_std_logic_vector(30,8); -- 16 
      when x”11”  => address_shifter <= conv_std_logic_vector(31,8); -- 17 
      when x”12”  => address_shifter <= conv_std_logic_vector(32,8); -- 18 
      when x”13”  => address_shifter <= conv_std_logic_vector(33,8); -- 19 
      when x”14”  => address_shifter <= conv_std_logic_vector(34,8); -- 20 
      when x”15”  => address_shifter <= conv_std_logic_vector(25,8); -- 21 
      when x”16”  => address_shifter <= conv_std_logic_vector(26,8); -- 22 
      when x”17”  => address_shifter <= conv_std_logic_vector(27,8); -- 23 
      when x”18”  => address_shifter <= conv_std_logic_vector(28,8); -- 24 
      when x”19”  => address_shifter <= conv_std_logic_vector(29,8); -- 25 
      when x”1A”  => address_shifter <= conv_std_logic_vector(20,8); -- 26 
      when x”1B”  => address_shifter <= conv_std_logic_vector(21,8); -- 27 
      when x”1C”  => address_shifter <= conv_std_logic_vector(22,8); -- 28 
      when x”1D”  => address_shifter <= conv_std_logic_vector(23,8); -- 29 
      when x”1E”  => address_shifter <= conv_std_logic_vector(24,8); -- 30 
      when x”1F”  => address_shifter <= conv_std_logic_vector(15,8); -- 31 
      when x”20”  => address_shifter <= conv_std_logic_vector(16,8); -- 32 
      when x”21”  => address_shifter <= conv_std_logic_vector(17,8); -- 33 
      when x”22”  => address_shifter <= conv_std_logic_vector(18,8); -- 34 
      when x”23”  => address_shifter <= conv_std_logic_vector(19,8); -- 35 
      when x”24”  => address_shifter <= conv_std_logic_vector(10,8); -- 36 
      when x”25”  => address_shifter <= conv_std_logic_vector(11,8); -- 37 
      when x”26”  => address_shifter <= conv_std_logic_vector(12,8); -- 38 
      when x”27”  => address_shifter <= conv_std_logic_vector(13,8); -- 39 
      when x”28”  => address_shifter <= conv_std_logic_vector(14,8); -- 40 
      when x”29”  => address_shifter <= conv_std_logic_vector(5,8);  -- 41 
      when x”2A”  => address_shifter <= conv_std_logic_vector(6,8);  -- 42 
      when x”2B”  => address_shifter <= conv_std_logic_vector(7,8);  -- 43 
      when x”2C”  => address_shifter <= conv_std_logic_vector(8,8);  -- 44 
      when x”2D”  => address_shifter <= conv_std_logic_vector(9,8);  -- 45 
      when x”2E”  => address_shifter <= conv_std_logic_vector(0,8);  -- 46 
      when x”2F”  => address_shifter <= conv_std_logic_vector(1,8);  -- 47 
      when x”30”  => address_shifter <= conv_std_logic_vector(2,8);  -- 48 
      when x”31”  => address_shifter <= conv_std_logic_vector(3,8);  -- 49 
      when x”32”  => address_shifter <= conv_std_logic_vector(4,8);  -- 50 
      when x”33”  => address_shifter <= conv_std_logic_vector(45,8); -- 51 
      when x”34”  => address_shifter <= conv_std_logic_vector(46,8); -- 52 
      when x”35”  => address_shifter <= conv_std_logic_vector(47,8); -- 53 
      when x”36”  => address_shifter <= conv_std_logic_vector(48,8); -- 54 
      when x”37”  => address_shifter <= conv_std_logic_vector(49,8); -- 55 
      when x”38”  => address_shifter <= conv_std_logic_vector(40,8); -- 56 
      when x”39”  => address_shifter <= conv_std_logic_vector(41,8); -- 57 
      when x”3A”  => address_shifter <= conv_std_logic_vector(42,8); -- 58 
      when x”3B”  => address_shifter <= conv_std_logic_vector(43,8); -- 59 
      when x”3C”  => address_shifter <= conv_std_logic_vector(44,8); -- 60 
      when x”3D”  => address_shifter <= conv_std_logic_vector(35,8); -- 61 
      when x”3E”  => address_shifter <= conv_std_logic_vector(36,8); -- 62 
      when x”3F”  => address_shifter <= conv_std_logic_vector(37,8); -- 63 
      when x”40”  => address_shifter <= conv_std_logic_vector(38,8); -- 64 
      when x”41”  => address_shifter <= conv_std_logic_vector(39,8); -- 65 
      when x”42”  => address_shifter <= conv_std_logic_vector(30,8); -- 66 
      when x”43”  => address_shifter <= conv_std_logic_vector(31,8); -- 67 
      when x”44”  => address_shifter <= conv_std_logic_vector(32,8); -- 68 
      when x”45”  => address_shifter <= conv_std_logic_vector(33,8); -- 69 
      when x”46”  => address_shifter <= conv_std_logic_vector(34,8); -- 70 
      when x”47”  => address_shifter <= conv_std_logic_vector(25,8); -- 71 
      when x”48”  => address_shifter <= conv_std_logic_vector(26,8); -- 72 
      when x”49”  => address_shifter <= conv_std_logic_vector(27,8); -- 73 
      when x”4A”  => address_shifter <= conv_std_logic_vector(28,8); -- 74 
      when x”4B”  => address_shifter <= conv_std_logic_vector(29,8); -- 75 
      when x”4C”  => address_shifter <= conv_std_logic_vector(20,8); -- 76 
      when x”4D”  => address_shifter <= conv_std_logic_vector(21,8); -- 77 
      when x”4E”  => address_shifter <= conv_std_logic_vector(22,8); -- 78 
      when x”4F”  => address_shifter <= conv_std_logic_vector(23,8); -- 79 
      when x”50”  => address_shifter <= conv_std_logic_vector(24,8); -- 80 
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      when x”51”  => address_shifter <= conv_std_logic_vector(15,8); -- 81 
      when x”52”  => address_shifter <= conv_std_logic_vector(16,8); -- 82 
      when x”53”  => address_shifter <= conv_std_logic_vector(17,8); -- 83 
      when x”54”  => address_shifter <= conv_std_logic_vector(18,8); -- 84 
      when x”55”  => address_shifter <= conv_std_logic_vector(19,8); -- 85 
      when x”56”  => address_shifter <= conv_std_logic_vector(10,8); -- 86 
      when x”57”  => address_shifter <= conv_std_logic_vector(11,8); -- 87 
      when x”58”  => address_shifter <= conv_std_logic_vector(12,8); -- 88 
      when x”59”  => address_shifter <= conv_std_logic_vector(13,8); -- 89 
      when x”5A”  => address_shifter <= conv_std_logic_vector(14,8); -- 90 
      when x”5B”  => address_shifter <= conv_std_logic_vector(5,8);  -- 91 
      when x”5C”  => address_shifter <= conv_std_logic_vector(6,8);  -- 92 
      when x”5D”  => address_shifter <= conv_std_logic_vector(7,8);  -- 93 
      when x”5E”  => address_shifter <= conv_std_logic_vector(8,8);  -- 94 
      when x”5F”  => address_shifter <= conv_std_logic_vector(9,8);  -- 95 
      when x”60”  => address_shifter <= conv_std_logic_vector(0,8);  -- 96 
      when x”61”  => address_shifter <= conv_std_logic_vector(1,8);  -- 97 
      when x”62”  => address_shifter <= conv_std_logic_vector(2,8);  -- 98 
      when x”63”  => address_shifter <= conv_std_logic_vector(3,8);  -- 99 
      when x”64”  => address_shifter <= conv_std_logic_vector(4,8);  --100 
      when others => address_shifter <= conv_std_logic_vector(50,8); 
    end case; 
       
    case address_shifter(7 downto 3) is 
      when “00000” => CS1 <= “1111110”;  
      when “00001” => CS1 <= “1111101”; 
      when “00010” => CS1 <= “1111011”; 
      when “00011” => CS1 <= “1110111”; 
      when “00100” => CS1 <= “1101111”; 
      when “00101” => CS1 <= “1011111”; 
      when “00110” => CS1 <= “0111111”; 
      when others  => CS1 <= “1111111”; 
    end case; 
     
    if    nMODE =’1’ and nFIRST =’0’ and address_send > x”32” then 
      address_valid <= ‘0’; 
    elsif nMODE =’1’ and nFIRST =’1’ and address_send < x”33” then 
      address_valid <= ‘0’; 
    else 
      address_valid <= ‘1’; 
    end if; 
     
  end if; 
end process; 
 
-- DAC MODULE OUTPUTS GENERATION  
 
state_machine_process : process(nRESET,CLOCK) 
begin 
  if nRESET=’0’ then 
    STATE        <= IDDLE; 
    ENABLE_SYNC  <= ‘0’; 
    COMP_ENABLE  <= ‘0’; 
    COMP_DISABLE <= ‘0’; 
    DATA_INT     <= ‘0’; 
    reg_data     <= ( others => ‘0’); 
    count_seq    <= ( others => ‘0’); 
  elsif rising_edge(CLOCK) then   
    reg_data <= reg_data(6 downto 0) & DATA ; 
    case STATE is  
      when IDDLE     => if ( DATAEN = ‘0’ and ADDREN =’1’ ) then 
                          STATE     <= VERIF; 
                          count_seq <= ( others => ‘0’); 
                        end if; 
       
      when VERIF     => if address_valid = ‘1’ then 
                          STATE <= COMMAND; 
                        else 
                          STATE <= FINISH; 
                        end if; 
                         
      when COMMAND   => if count_seq = “0101” then 
                          STATE <= CMD_ACK; 
                        else 
                          if ADDREN =’0’ then 
                            STATE <= FINISH; 
                          else 
                            STATE <= COMMAND; 
                          end if; 
                          count_seq <= count_seq + 1; 
                        end if; 
     
      when CMD_ACK   => case reg_data is 
                          when x”0A”  => STATE <= DAC_VAL0; -- DAC Valid 
                          when x”05”  => STATE <= DAC_INH0; -- DAC inhibit 
                          when x”AA”  => STATE <= DAC_DAT0; -- DAC Value 
                          when others => STATE <= FINISH; 
                        end case; 
                                
      when DAC_VAL0  => STATE       <= DAC_VAL1; 
                        COMP_ENABLE <= ‘1’; 
 
      when DAC_VAL1  => STATE       <= FINISH; 
                        COMP_ENABLE <= ‘0’; 
                                
      when DAC_INH0  => STATE        <= DAC_INH1; 
                        COMP_DISABLE <= ‘1’; 
 
      when DAC_INH1  => STATE        <= FINISH; 
                        COMP_DISABLE <= ‘0’; 
 
      when DAC_DAT0  => if ADDREN =’0’ then 
                          STATE <= FINISH ; 
                        else 
                          STATE <= DAC_DAT1; 
                        end if; 
                                
      when DAC_DAT1  => STATE       <= DAC_DAT2; -- send C/D bit to DAC 
                        ENABLE_SYNC <= ‘1’; 
                                
      when DAC_DAT2  => STATE    <= DAC_DAT3; -- send A2 bit to DAC 
                        DATA_INT <= address_shifter(2); 
                                
      when DAC_DAT3  => STATE    <= DAC_DAT4; -- send A1 bit to DAC 
                        DATA_INT <= address_shifter(1); 
                                
      when DAC_DAT4  => STATE    <= DAC_DAT5; -- send A0 bit to DAC 
                        DATA_INT <= address_shifter(0); 
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                        count_seq <= ( others => ‘0’); 
 
      when DAC_DAT5  => DATA_INT <= reg_data(1);      -- send Datas to DAC 
                        if count_seq =”1011” then 
                          STATE <= DAC_DAT6; 
                        else 
                          if ADDREN =’0’ then 
                            STATE <= DAC_DAT6 ; 
                          else 
                            STATE <= DAC_DAT5; 
                          end if; 
                          count_seq <= count_seq + 1 ; 
                        end if; 
                                
      when DAC_DAT6  => STATE       <= FINISH; 
                        DATA_INT    <= ‘0’; 
                        ENABLE_SYNC <= ‘0’; 
                                
      when FINISH    => if ADDREN =’0’ then 
                          STATE <= IDDLE; 
                        end if; 
    end case; 
  end if;      
end process state_machine_process;                     
                              
-- VALIDATION COMMAND LINES FROM 1 TO 50 SETTINGS 
 
CSVALID_PROCESS : for i in 0 to 49 generate 
  CSVALID(i) <=’1’ when (address_shifter = conv_std_logic_vector(i,8)) else  
               ‘0’; 
end generate CSVALID_PROCESS; 
 
-- VALIDATION OUTPUTS GENERATION  
 
VALID_PROCESS : for i in 0 to 49 generate 
  process(nRESET,CLOCK) 
    begin  
      if nRESET = ‘0’ then                          -- ON ATTEND LE RESET         
        VALID(i) <= ‘0’;                            -- VALID1 RESTE A ZERO   
      elsif rising_edge(CLOCK) then        -- ON ATTEND UN FRONT D’HORLOGE  
        if (COMP_ENABLE = ‘1’ and CSVALID(i) = ‘1’) then     -- ON TESTE 
L’ENABLE ET L’ADDRESS 
          VALID(i) <= ‘1’;                    -- AFFIRMATIF => VALID = 1 
        elsif (COMP_DISABLE = ‘1’ and CSVALID(i) = ‘1’) then – NEGATIF => 
VALID = 0  
          VALID(i) <= ‘0’;                                
        end if ;      
      end if ;                                                                             
  end process ; 
end generate VALID_PROCESS;  
 
-- OUTPUT SIGNAL FROM ACTEL CPLD TO DAC COMPONENT 
           
process(nRESET,CLOCK) 
begin 
  if nRESET = ‘0’ then 
    nCS      <= ( others => ‘1’); 
    DATA_OUT <= ( others => ‘0’); 
  elsif rising_edge(CLOCK) then 
    DATA_OUT <= DATA_INT & DATA_INT & DATA_INT  
              & DATA_INT & DATA_INT & DATA_INT & DATA_INT ; 
    if ENABLE_SYNC = ‘1’ then 
      nCS <= CS1 ; 
    else 
      nCS <= “1111111”;  
    end if; 
 end if; 
end process; 
 
test(1) <= CLOCK ; 
test(2) <= nRESET ; 
test(3) <= DATA ; 
test(4) <= ADDREN ; 
test(5) <= DATAEN ; 
test(6) <= nMODE ; 
test(7) <= nFIRST ; 
test(8) <= ‘1’ when STATE = FINISH else ‘0’; 
test(9) <= ‘1’ when STATE = iddle else 
           ‘1’ when STATE = VERIF else  
           ‘1’ when STATE = COMMAND else  
           ‘1’ when STATE = CMD_ACK else  
           ‘0’ ; 
 
end RTL ;
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Annex 13 : Documentation modifications 
 
Version 1 ( August 2005 ) : Initial version 
 
Version 2 ( May 2006 ) : 
  
 Update Board synoptic  Update 
 Add Annex 7 : Board Scheme  Add 
 Add Annex 8 : Board   Add 
 Add Annex 10 : Board implantation components ( bottom side )  Add 
 Add Annex 12 : FPGA VHDL file description  Add 
 Add Annex 11 : High voltage command board connector designation  Add  
 
Version 3 ( August 2007 ) : 
  
 Annex 12 : FPGA VHDL file description  Update 
 Annex 8 : Board   Add 
 Figure 1 : Power connector pin assignment  Add 
 Chapter o output connector to the HT module  Add 
 Chapter o output connector to the HOUSEKEEPING board  Add 
 Chapter o Power   Add 
 Chapter o Amplifier and line level adapter & driver  Add 
 Annex 2 : HT module numeration for command and for housekeeping  Add 
 Annex 3 : FPGA Pin report ( list per name )  Add 
 Annex 4 : FPGA Pin report ( list per pin )  Add 
 Chapter 5 : Setting  Add 
 Annex 5 : FPGA signal generation  Add 
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